

11/27/00



JCS872 U.S. PTO

11-29-00

A

Attorney Docket No.: PALM-3541.U.S.P.

JCS846 U.S. PTO
09/724197

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
Patent Application

I hereby certify that this transmittal of the below described documents is being deposited with the United States Postal Service in an envelope bearing Express Mail Postage and an Express Mail label, with the below serial number, addressed to the Commissioner of Patents and Trademarks, Washington, D.C., 20231, on the below date of deposit.

Express Mail Label No.:	EL709925736US	Name of Person Making the Deposit:	ANTHONY CHOU
Date of Deposit:	11/27/00	Signature of the Person Making the Deposit:	<i>Anthony Chou</i>

Inventor(s): Shawn Gettemy, Francis James Canova, Jr. Group Art Unit:
 and Roger Flores

Filed: 11/27/00 Examiner:

Title: CONTROLLABLE PIXEL BORDER FOR IMPROVED VIEWABILITY OF A DISPLAY DEVICE

The Commissioner of Patents and Trademarks
 Washington, D.C. 20231

Sir:

Transmittal of a Continuation-in-Part Patent Application

Transmitted herewith is the above identified patent application, including:

- Specification, claims and abstract, totaling 39 pages.
- Formal drawings, totaling pages.
- Informal drawings, totaling 22 pages.
- Copy of Petition for Extension of Time to provide copendency in the parent application.
- Form 1449
- Information Disclosure statement
- Assignment(s)
- Assignment Recordation Form (duplicate)
- Declaration / Power of Attorney
- A certified copy of priority application:
- Other: Copy of the Notification of Filing of Continuation In Part Patent Application

PRIORITY CLAIM

A. 35 U.S.C 119

The prior U.S. application(s), including any prior International Application designating the U.S., identified above, in turn itself claim(s) foreign priority(ies) as follows:

..... country application no. filed on

The certified copy(ies) has (have)

- been filed on in prior application
- which was filed on
- is attached

Amend the specification by inserting, before the first line, the following sentence:

B. 35 U.S.C. 119(e)

"This application claims the benefit of U.S. Provisional Application(s) No(s).:
 APPLICATION NO(S).: FILING DATE

C. 35 U.S.C. 120, 121 and 365(c)

"This application is a continuation-in-part of and claims the benefit of copending application(s)

application title PIXEL BORDER FOR IMPROVED VIEWABILITY OF A DISPLAY DEVICE filed on 11/08/00
 International Application filed on _____ and which designated the U.S."

INVENTORSHIP STATEMENT

This application discloses and claims additional disclosure by amendment and a new declaration /oath is being filed. With respect to the prior application, the inventor(s) in this application are the same.

the following additional inventor(s) have been added
Shawn Gettemy
Roger Flores

the following additional inventor(s) have been deleted
Katherine Noesen
Richard Blair

FEES DUE

The fees due for filing the specification pursuant to 37 C.F.R. § 1.16 and for recording of the Assignment, if any, are determined as follows:

CLAIMS					
	NO. OF CLAIMS		EXTRA CLAIMS	RATE	FEES
Basic Application Fee					\$710.00
Total Claims	23	Minus 20=	3	X \$18 =	\$54.00
Independent Claims	3	Minus 3=	0	X \$80 =	\$0.00
If multiple dependent claims are presented, add \$260.00					\$0.00
Add Assignment Recording Fee of \$40.00 If Assignment document is enclosed					\$40.00
TOTAL APPLICATION FEE DUE					\$804.00

PAYMENT OF FEES

1. The full fee due in connection with this communication is _____ provided as follows:

The Commissioner is hereby authorized to charge any additional fees associated with this communication or credit any overpayment to Deposit Account No.: 23-0085. A duplicate copy of this authorization is enclosed.

A check in the amount of \$804.00

Charge any fees required or credit any overpayments associated with this filing to Deposit Account No.: 23-0085.

Please direct all correspondence concerning the above-identified application to the following address:

WAGNER, MURABITO & HAO LLP
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060

Respectfully submitted,

By:


Anthony C. Murabito
Reg. No. 35,295

Date: Nov. 27, 2000

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

I hereby certify that this transmittal of the below described document is being deposited with the United States Postal Service in an envelope bearing First Class Postage and addressed to the Assistant Commissioner for Patents, Washington, D.C., 20231, on the below date of deposit.				
Date of Deposit:	11/27/00	Name of Person Making the Deposit:	DESIREE CALDWELL	Signature of the Person Making the Deposit:

Desiree Caldwell

In re Application

Inventor(s): Francis James Canova, Jr., Katherine Noesen and Richard Blair

Application No.: NOT YET ASSIGNED

Filed: 11/08/00

Title: PIXEL BORDER FOR IMPROVED VIEWABILITY OF A DISPLAY DEVICE

Assistant Commissioner for Patents
Washington, D.C. 20231

NOTIFICATION OF FILING OF CONTINUATION-IN-PART PATENT APPLICATION

Notification is hereby being made of the filing of a continuation-in-part application for this case

concurrently herewith.
 on

Please direct all correspondence concerning the above-identified application to the following address:

WAGNER, MURABITO & HAO LLP
Two North Market Street, Third Floor
San Jose, California 95113
(408) 938-9060

Respectfully submitted,

Date: 11/27/2000

By: 

Anthony C. Murabito
Reg. No. 35,295

UNITED STATES PATENT APPLICATION FOR

CONTROLLABLE PIXEL BORDER
FOR IMPROVED VIEWABILITY
OF A DISPLAY DEVICE

Inventors:

Shawn Gettemy,
Frank Canova and
Roger Flores

Prepared by:

WAGNER, MURABITO & HAO LLP
TWO NORTH MARKET STREET
THIRD FLOOR
SAN JOSE, CALIFORNIA 95113
(408) 938-9060

CONTROLLABLE PIXEL BORDER
FOR IMPROVED VIEWABILITY
OF A DISPLAY DEVICE

5 BACKGROUND OF THE INVENTION

FIELD OF THE INVENTION

The present invention relates to the field of display screen technology. More specifically, embodiments of the present invention relate to flat panel display screens that are useful in conjunction with portable electronic devices.

10

RELATED ART

As the components required to build a computer system have reduced in size, new categories of computer systems have emerged. One of the new categories of computer systems is the "palmtop" computer system. A palmtop computer system is a computer that is small enough to be held in the hand of a user and can therefore be "palm-sized." Most palmtop computer systems are used to implement various Personal Information Management (PIM) applications such as an address book, a daily organizer and electronic notepads, to name a few. Palmtop computers with PIM software have been known as Personal Digital Assistants (PDAs). Many PDAs have a small and flat display screen associated therewith.

In addition to PDAs, small flat display screens have also been implemented within other portable electronic devices, such as cell phones, electronic pagers, remote control devices and other wireless portable devices.

Liquid crystal display (LCD) technology, as well as other flat panel display technologies, have been used to implement many of the small flat display screens used in portable electronic devices. These display screens contain a

5 matrix of pixels, with each pixel containing subpixels for color displays. Some of the displays, e.g., color displays, use a back lighting element for projecting light through an LCD matrix. Other displays, e.g., black and white, use light reflectivity to create images through the LCD matrix and these displays do not need back lighting elements when used in lit surroundings. Whether color or in black and 10 white, because the displays used in portable electronic devices are relatively small in area, every pixel is typically needed and used by the operating system in order to create displays and present information to the user. Additionally, because the display device is typically integrated together with the other elements of the portable electronic device, the operating systems of the portable 15 electronic devices typically expect the display unit to have a standard pixel dimension, e.g., an (m x n) array of pixels.

Figure 1A illustrates a typical black and white display screen having a standard size pixel matrix 20 with an exemplary edge-displayed character 20 thereon. The edge-displayed character is the letter "A" and is displayed at the left hand side of the display screen at an arbitrary height. The technology could be either transmissive or reflective liquid crystal display (LCD). In the black and white display screen, the background pixels 26 are typically light, e.g., not very dark, and the pixels 24 that make up the edge-displayed character are typically 25 dark. The edge location 28 of the display screen, e.g., between the edge of the

matrix 20 and the bezel 22 of the portable electronic device, is typically the same color as the background pixels 26. Therefore, the left edge of the edge-displayed character, "A," has good contrast and is therefore easily viewed by the user. This is the case regardless of the particular edge used, e.g., left, right, up, down,

5 because region 28 surrounds the matrix 20.

Figure 1B illustrates a typical color display screen having a pixel matrix 20' with the same edge-displayed character thereon. The display screen could be an LCD having thin film transistor (TFT) technology. The edge-displayed character 10 is the letter "A" and is displayed at the left hand side of the display screen at an arbitrary height. In this format, the background pixels 26 are typically light, e.g., because of the back lighting element, and the pixels 24 that make up the edge-displayed character are typically dark. However, importantly, the edge location 28 of the display screen, e.g., between the edge of the color matrix 20' and the 15 bezel 22 of the portable electronic device, is typically dark. Being dark, the edge region 28 is the same or similar color as the pixels 24 that make up the character. Therefore, the left edge of the edge-displayed character, "A," has very poor 20 contrast and is therefore typically lost as illustrated in Figure 1B. This makes reading the edge displayed character very difficult for a user. This is the case regardless of the particular edge used, e.g., left, right, up, down, because region 28 surrounds the color matrix 20'.

In an attempt to address this problem, some computer systems do not display edge-located characters to avoid the contrast problems associated with 25 the screen edge. Many desktop computer systems, for example, simply try to

avoid the display of edge-located characters on the cathode ray tube (CRT) screen or on a large flat panel display. However, this solution is not acceptable in the case of a small display screen where every pixel is needed for image and information presentation. What is needed is a display that makes maximal use of

5 the available screen pixels while eliminating the problems associated with edge displayed characters in any display format where the pixels of the character are of the same or similar color as the edge region 28. What is also needed is a solution that is also compatible with standard display screen dimensions and formats.

SUMMARY OF THE INVENTION

Accordingly, embodiments of the present invention provide an electronic device, e.g., a cell phone, PDA, electronic pager, etc., having a screen that makes maximal use of the available screen pixels while eliminating the problems

- 5 associated with edge displayed characters. Embodiments provide the above benefits while being backward compatible with standard display screen sizes and formats. Embodiments of the present invention therefore provide a small display screen with improved viewability, especially at the edge locations. The present invention provides these advantages and others not specifically mentioned
- 10 above but described in the sections to follow.

A display device is described having a display matrix including an active, e.g., controllable, pixel border located around the edge locations of a frame buffer matrix for improved character viewability. The border can be several pixels wide, e.g.,

- 15 1<x<5. In one embodiment, the border is two pixels wide and surrounds a liquid crystal display (LCD) matrix area having (m x n) pixels that are controlled by a frame buffer memory. The total display therefore contains (m+2x by n+2x) pixels. In one embodiment, the pixels of the border are active pixels and each contain a red, a green and a blue subpixel each having a respective active element. The pixel border
- 20 is useful for increasing viewability, e.g., contrast, of characters that are displayed along the edge of the LCD matrix area that make up a frame buffer region.

In this embodiment, the display attributes, e.g., color and brightness, of the border pixels can be user controlled. The invention includes a border attribute

- 25 register for containing a color attribute and a brightness attribute, in one embodiment.

The border attribute register can be set by an operating system command and the display attribute is applied to the entire pixel border. If not specified, the border attribute register can, by default, be assigned to the value of the background attribute register. The border attribute register can be read by a timing generator which

5 generates the appropriate signals for controlling the border pixels. The signals for controlling the border pixels are generated during special video timing windows which otherwise carry invalid data with respect to the frame buffer matrix. In this way, the invention is backward compatible with application programs that use only the frame buffer memory region, and therefore do not know about the border. Therefore, 10 the active pixel border is advantageous in that it improves character viewability while still being able to be used in conjunction with conventional character generation and display processes and formats. In one embodiment, the novel display can be used within a portable computer system or other portable electronic device.

15 As described in more detail below, the present invention takes advantage of certain invalid vertical and horizontal timing windows that are present in conventional video signal formats in order to drive the pixels of the border region. Within these invalid vertical and horizontal timing windows, no frame buffer data is sent. By sending border data during these windows, the present invention is 20 able to render the border pixels without interfering with the conventional rendering processes reserved for the frame buffer region.

More specifically, an embodiment of the present invention includes a display unit comprising: a display panel comprising a pixel matrix comprising: 25 an $(m \times n)$ pixel frame buffer region; and an x pixel border region, wherein the

border region surrounds the frame buffer region and contains top, bottom, right and left border regions; a frame buffer memory for containing image data for generating an image within the frame buffer region; a border attribute register for containing a display attribute for the border region; and a display controller

5 coupled to the frame buffer memory, coupled to receive the display attribute of the border attribute register, and coupled to control the display panel, the display controller for generating a first set of signals for rendering the image within the frame buffer region wherein the first set of signals comprises vertical and horizontal invalid timing windows and wherein the display controller is also

10 for generating a second set of signals for displaying the display attribute within the border region.

Embodiments include the above and wherein the second set of signals are generated within the vertical and horizontal invalid timing windows and

15 wherein the top and bottom border regions are rendered during the vertical invalid timing windows and wherein the right and left border regions are rendered during the horizontal invalid timing windows.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1A illustrates a display screen of the prior art having an edge displayed character where the background pixels are light and the character is composed of darker pixels.

5

Figure 1B illustrates a display screen of the prior art having an edge displayed character in a video format where the pixels of the character are of the same or similar color and shade as the edge region of the display panel.

10

Figure 2A is a top side perspective view of an exemplary palmtop computer system that can be used in one embodiment of the present invention.

Figure 2B is a bottom side perspective view of the exemplary palmtop computer system of Figure 2A.

15

Figure 2C is another exemplary computer system embodiment

Figure 3 is an exploded view of the components of the exemplary palmtop computer system of Figure 2A and Figure 2C.

20

Figure 4 is a logical block diagram of the exemplary palmtop computer system in accordance with an embodiment of the present invention.

Figure 5 is a front view of the exemplary computer system that can be used 25 within the display screen of the present invention.

Figure 6A is an exemplary communication network in which the exemplary palmtop computer can be used.

5 Figure 6B is a perspective view of a cradle device for connecting the exemplary palmtop computer system to other systems via a communication interface.

10 Figure 7 illustrates a display screen in accordance with one embodiment of the present invention including a border pixel region and a frame buffer pixel region.

15 Figure 8 is a block diagram of the display unit in accordance with one embodiment of the present invention.

Figure 9A is a diagram of a dummy pixel of the border pixel region in accordance with an embodiment of the present invention.

20 Figure 9B is a diagram of an active pixel of the frame buffer pixel region in accordance with an embodiment of the present invention.

Figure 10 illustrates the pixel architecture of the display matrix of one embodiment of the present invention including the border pixel region and the frame buffer pixel region.

Figure 11A is a cross sectional view of the display matrix including a cross sectional view of the pixel border in accordance with an embodiment of the present invention.

5

Figure 11B is a cross sectional view of a reflective display matrix including a cross sectional view of the pixel border in accordance with an embodiment of the present invention.

10

Figure 12 is an exemplary display using the display unit with pixel border in accordance with one embodiment of the present invention and having an edge displayed character in a video format in which the character pixels are of the same or similar color as the edge of the display panel.

15

Figure 13 illustrates the pixel architecture of the display matrix of one embodiment of the present invention including a controllable border pixel region and the frame buffer pixel region.

20

Figure 14 is a logical block diagram of the background, foreground and border attribute registers which can be used in the controllable border pixel embodiment of the present invention.

Figure 15 is a block diagram of the display unit in accordance with the controllable pixel border embodiment of the present invention.

Figure 16 illustrates the controllable pixel border regions of one embodiment of the present invention, including a top portion, a right and left portion and a bottom portion.

5

Figure 17A and Figure 17B illustrate timing diagrams used by embodiments of the present invention for generating the top and bottom portions of the controllable pixel border within invalid vertical timing windows.

10 Figure 18 illustrates a timing diagram used by embodiments of the present invention for generating the right and left portions of the controllable pixel border within invalid horizontal timing windows as well as rendering the lines of the frame buffer region.

DETAILED DESCRIPTION OF THE INVENTION

In the following detailed description of the present invention, a display matrix having a controllable pixel border of active pixels for providing contrast improvement for increased viewability of edge-displayed characters, numerous 5 specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be recognized by one skilled in the art that the present invention may be practiced without these specific details or with equivalents thereof. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to 10 unnecessarily obscure aspects of the present invention.

EXEMPLARY PORTABLE ELECTRONIC DEVICE PLATFORM

Although the display screen of the present invention can be implemented in a variety of different electronic systems such as a pager, a cell phone, a remote 15 control device, etc., one exemplary embodiment includes the integration of the display screen with a portable electronic device. Figure 2A is a perspective illustration of the top face 100a of one embodiment of a palmtop computer system that can be used in implementation of the present invention. The top face 110a contains the novel display screen 105 surrounded by a bezel or cover. A 20 removable stylus 80 is also shown. The novel display screen 105 contains a transparent touch screen (digitizer) able to register contact between the screen and the tip of the stylus 80. The novel display screen 105 is described in more detail further below. The stylus 80 can be of any material to make contact with the screen 105. As shown in Figure 2A, the stylus 80 is inserted into a receiving slot 25 or rail 350. Slot or rail 350 acts to hold the stylus when the computer system

100a is not in use. Slot or rail 350 may contain switching devices for automatically powering down and automatically power up computer system 100a based on the position of the stylus 80. The top face 100a also contains one or more dedicated and/or programmable buttons 75 for selecting information and

5 causing the computer system to implement functions. The on/off button 95 is also shown.

Figure 2A also illustrates a handwriting recognition pad or "digitizer" containing two regions 106a and 106b. Region 106a is for the drawing of alpha

10 characters therein for automatic recognition (and generally not used for recognizing numeric characters) and region 106b is for the drawing of numeric characters therein for automatic recognition (and generally not used for recognizing numeric characters). The stylus 80 is used for stroking a character within one of the regions 106a and 106b. The stroke information is then fed to an 15 internal processor for automatic character recognition. Once characters are recognized, they are typically displayed on the screen 105 for verification and/or modification.

The digitizer 160 records both the (x, y) coordinate value of the current

20 location of the stylus and also simultaneously records the pressure that the stylus exerts on the face of the digitizer pad. The coordinate values (spatial information) and pressure data are then output on separate channels for sampling by the processor 101 (Figure 5). In one implementation, there are roughly 256 different discrete levels of pressure that can be detected by the digitizer 106. Since the 25 digitizer's channels are sampled serially by the processor, the stroke spatial data

are sampled "pseudo" simultaneously with the associated pressure data. The sampled data is then stored in a memory by the processor 101 (Figure 5) for later analysis.

5 Figure 2B illustrates the bottom side 100b of one embodiment of the palmtop computer system. An optional extendible antenna 85 is shown and also a battery storage compartment door 90 is shown. A communication interface 108 is also shown. In one embodiment of the present invention, the serial communication interface 108 is a serial communication port, but could also 10 alternatively be of any of a number of well known communication standards and protocols, e.g., parallel, SCSI, Firewire (IEEE 1394), Ethernet, etc. In Figure 2B is also shown the stylus receiving slot or rail 350.

Figure 2C illustrates a front perspective view of another implementation of 15 the palmtop computer system 100c. As shown, the flat central area is composed of the novel display screen area 105 and a thin silk screen layer material portion 84. Typically, the silk screen layer material portion 84 is opaque and may contain icons, buttons, images, etc., graphically printed thereon in addition to regions 20 106a and 106b. The novel display screen area 105 and portion 84 are disposed over a digitizer.

Figure 3 is an exploded view of the exemplary palmtop computer system 100 in accordance with one implementation of the present invention. System 100 contains a front cover 210 having an outline of region 106 and holes 75a for 25 receiving buttons 75b. The novel flat panel display 105 (both liquid crystal

display and touch screen in one embodiment) fits into front cover 210. Any of a number of display technologies can be used, e.g., LCD, FED, plasma, organic LED, poly LED, etc., for the flat panel display 105 and having the further details as described below. In one embodiment, the display 105 is a flat panel multi-mode

5 display capable of both monochrome and color display modes.

The touch screen can be a digitizer. A battery 215 provides electrical power. Replaceable cells or rechargeable batteries can be used. Well known electronics coupled to the battery 215 can detect the energy level of the battery

10 215. This information can be sampled by the computer system 110 (Figure 5) using well known techniques. The digitizer of Figure 3 can be implemented using well known devices, for instance, using the ADS-7846 device by Burr-Brown that provides separate channels for spatial stroke information and pressure information. An optional contrast adjustment (potentiometer) 220 is also shown.

15 On/off button 95 is shown along with an infrared emitter and detector device 64. A flex circuit 230 is shown along with a PC board 225 containing electronics and logic (e.g., memory, communication bus, processor, etc.) for implementing computer system functionality. The digitizer pad is also included in PC board 225. A midframe 235 is shown along with stylus 80. Position adjustable antenna

20 85 is shown. The midframe 235 contains the stylus receiving slot or rail 350.

A radio receiver/transmitter device 240 is also shown between the midframe and the rear cover 245 of Figure 3. The receiver/transmitter device 240 is coupled to the antenna 85 and also coupled to communicate with the PC board

25 225. In one implementation, the Mobitex wireless communication system is used

to provide two way communication between system 100 and other networked computers and/or the Internet via a proxy server. In other embodiments, TCP protocol can be used.

5 Figure 4 illustrates circuitry of computer system 100, some of which can be implemented on PC board 225. Computer system 100 includes an address/data bus 99 for communicating information, a central processor 101 coupled with the bus 99 for processing information and instructions, a volatile memory 102 (e.g., random access memory RAM) coupled with the bus 99 for storing information and
10 instructions for the central processor 101 and a non-volatile memory 103 (e.g., read only memory ROM) coupled with the bus 99 for storing static information and instructions for the processor 101. Computer system 110 also includes an optional data storage device 104 (e.g., memory stick) coupled with the bus 99 for storing information and instructions. Device 104 can be removable. As
15 described above, system 100 also contains the novel display device 105 in accordance with the present invention which is coupled to the bus 99 for displaying information to the computer user. PC board 225 can contain the processor 101, the bus 99, the ROM 103 and the RAM 102.

20 Also included in computer system 110 of Figure 4 is an alphanumeric input device 106 which in one implementation is a handwriting recognition pad ("digitizer") having regions 106a and 106b (Figure 2A), for instance. Device 106 can communicate information (spatial data and pressure data) and command selections to the central processor 101. System 110 also includes an optional
25 cursor control or directing device 107 coupled to the bus for communicating user

input information and command selections to the central processor 101. In one implementation, device 107 is a touch screen device incorporated with screen 105. Device 107 is capable of registering a position on the screen 105 where the stylus makes contact and the pressure of the contact. The display device 105

5 utilized with the computer system 110 is described in more detail below and may be a liquid crystal device, LCD, field emission device (FED, also called flat panel CRT), plasma, organic LED, poly LED, etc. , or other display device suitable for creating graphic images and alphanumeric characters recognizable to the user.

10 Signal communication device 108, also coupled to bus 99, can be a serial port for communicating with the cradle 60. Device 108 can also include an infrared communication port.

Figure 5 is a front view of the exemplary palmtop computer system 100

15 having an exemplary display within screen 105. The exemplary display contains one or more graphical user interface elements including a menu bar and selectable on-screen buttons 410. Buttons on screen 105 can be selected by the user directly tapping on the screen location of the button with stylus 80 as is well known. Also shown are two regions of digitizer 106a and 106b. Region 106a is

20 for receiving user stroke data (and pressure data) for alphabet characters, and typically not numeric characters, and region 106b is for receiving user stroke data (and pressure data) for numeric data, and typically not for alphabetic characters. Physical buttons 75 are also shown. Although different regions are shown for alphabetic and numeric characters, the device is also operable within a single

25 region that recognizes both alphabetic and numeric characters.

It is appreciated that, in one embodiment, the digitizer region 106a and 106b are separate from the display screen 105 and therefore does not consume any display area.

5

Figure 6A illustrates a communication system 50 that can be used in conjunction with the palmtop computer system 100. System 50 is exemplary and comprises a host computer system 56 which can either be a desktop unit as shown, or, alternatively, can be a laptop system 58. Optionally, one or more host 10 computer systems can be used within system 50. Host computer systems 58 and 56 are shown connected to a communication bus 54, which in one embodiment can be a serial communication bus, but could be of any of a number of well known designs, e.g., a parallel bus, Ethernet Local Area Network (LAN), etc. Optionally, bus 54 can provide communication with the Internet 52 using a 15 number of well known protocols.

Importantly, bus 54 is also coupled to a cradle 60 for receiving and initiating communication with a palm top ("palm-sized") portable computer system 100 of the present invention. Cradle 60 provides an electrical and mechanical 20 communication interface between bus 54 (and anything coupled to bus 54) and the computer system 100 for two way communications. Computer system 100 also contains a wireless infrared communication mechanism 64 for sending and receiving information from other devices.

Figure 6B is a perspective illustration of one embodiment of the cradle 60 for receiving the palmtop computer system 100. Cradle 60 contains a mechanical and electrical interface 260 for interfacing with serial connection 108 (Figure 2B) of computer system 100 when system 100 is slid into the cradle 60 in an upright position. Once inserted, button 270 can be pressed to initiate two way communication between system 100 and other computer systems coupled to serial communication 265.

DUMMY PIXEL BORDER EMBODIMENT

10 Figure 7 illustrates a front view of the display screen in accordance with an embodiment of the present invention. The display screen contains two different display regions. Region 314 is the frame buffer pixel region and contains a matrix of pixels oriented in m rows and n columns according to a variety of display dimensions and formats. Region 314 generates an image that is a representation 15 of data stored in a frame buffer memory (also called video memory) of computer system 100. Although region 314 can have any dimensions, in one embodiment it includes the dimensions of 160 pixels by 160 pixels. The computer system, e.g., the operating system, controls the information that is stored into the frame buffer memory and thereby controls the pixels of region 314.

20 Surrounding region 314 of Figure 7 is a novel pixel border region 312 in . accordance with the present invention and having a predetermined pixel width, x. The pixels of the pixel border region 312 are called "dummy" pixels because they do not have a controllable element therein. Although the width is arbitrary, in one 25 embodiment the width is two pixels. The pixel border region 312 of the present

invention is not controlled by the frame buffer memory and is useful for giving contrast improvement for the viewability of edge located characters. In this respect, the pixels of the pixel border 312 are generally displayed white to match the background pixel color. Specifically, the pixel border 312 is useful for giving
5 contrast improvement for characters displayed along the edges, e.g., upper, lower, right and left, of region 314. The total viewing area (in pixels) of the display screen when $x=2$ is therefore $m+4$ rows and $n+4$ columns.

Figure 8 illustrates a logical diagram of the components of the novel
10 display unit 105 in accordance with an embodiment of the present invention. Frame buffer memory 320 contains a bitmapped image for display. This frame buffer is read, periodically, by a display controller 322. The display controller 322 is well known. Display controller 322 is either coupled directly to a display driver 326 or to a timing generator 324. Controller 322 generates well known timing
15 signals, such as vertical and horizontal synchronization signals, as well as clocking signals; all required to properly propagate image data into the display drivers 326. The timing generator 324 is sometimes needed to convert the signals from the controller according to the requirements of the drivers. The display drivers 326 are coupled to active transistors within the display matrix 310.
20 The display matrix 310 generates images by the modulation of light by discrete pixel elements. The display matrix 310 can be of liquid crystal display (LCD) technology but could also be of any active display technology, such as field emission display (FED) technology or other flat panel display technologies. Although display matrix 310 is coupled to display drivers 326, it is appreciated

that region 312 is not coupled to display drivers because it contains no active elements.

Figure 9A illustrates an example dummy pixel 312i of the pixel border region 312 of the present invention. In one embodiment, the display matrix 310 is an LCD device constructed using thin film transistor (TFT) technology. The dummy pixel is like a conventional pixel of the frame buffer pixel region 314 except the dummy pixel 312i does not contain an active element, as indicated by the darkened diamond 340. The active element can be any number of display elements, including a transistor, a series of diodes or a single diode. Therefore, the dummy pixels are not controlled by the frame buffer memory and are not coupled electrically to the display driver circuits 326 (Figure 8). In one embodiment, the display is a color display and therefore the dummy pixel 312i is comprised of three sub-dummy-pixels including a red sub-dummy-pixel 342a, a green sub-dummy-pixel 342b and a blue sub-dummy-pixel 342c. Each sub-dummy-pixel 342a-342c contains a respective color filter. It is appreciated that by not containing an active transistor therein, each of the sub-dummy-pixels 342a-342c of the dummy pixel 312i remain fixed and open thereby allowing light to pass there through creating a white image for the dummy pixel 312i. Each sub-dummy-pixel contains a respective color filter.

Figure 9B illustrates a pixel 314i of the frame buffer pixel region 314. In one embodiment, the display is color and therefore pixel 314i contains a red subpixel 352a, a green subpixel 352b and a blue subpixel 352c. Each subpixel 25 contains a respective active element 350, e.g., transistor, that is controlled by the

frame buffer memory, e.g., each transistor 350 is coupled to the display driver circuits 326 (Figure 8). Like the sub-dummy-pixels 342, each subpixel 352 also contains a respective color filter.

5 Figure 10 illustrates an exemplary pixel architecture of the display matrix 310 in accordance with an embodiment of the present invention where $x=2$ and the display is color. In this embodiment, the left hand side of the pixel border 312 is shown partially with the upper and lower corners displayed.. As shown in Figure 9A, dummy transistors are darkened. Two columns of dummy pixels are 10 shown 360 along the left side edge. On the top edge, two rows of dummy pixels 362 are also shown and also on the bottom. The dummy pixels 312i of the border region 312 surround the frame buffer display region 314, which contains an array of m rows and n columns of pixels, some of which are shown as 314i. In one embodiment, there are 160x160 pixels in region 314 and the width of region 312 15 is two. In this case, the LCD glass has a color filter pattern of 164x164 pixels which allow light through from a back light element (Figure 11). The LCD glass has transistors placed on only the interior 160x160 pixels (region 314) which are addressed by the frame buffer memory. In this case, the pixel border 312 remains lit all the time thereby providing a white border.

20

Figure 11A illustrates a cross section of the display matrix 310 in accordance with one embodiment of the present invention. The embodiments of the present invention can be applied to transmissive, transreflective and reflective display technologies. In this embodiment, a backlighting element 570, e.g., a 25 cold cathode fluorescent (CCF) tube or other lighting device, is illustrated

adjacent to a rear polarizer layer 560. An active transistor LCD layer 530 is also shown. The active transistor layer 530 maps to region 314 and may control m rows and n columns of pixels. Region 540 and region 550 correspond to the dummy pixel border 312 and therefore do not contain any transistors thereby
5 always allowing light to pass there through. A color filter pattern 520 is also shown. The color filter pattern 520 is a matrix of $(m+2x)$ by $(n+2x)$ pixels. After the color filter pattern 520, a front polarizer layer 510 is provided.

Figure 11B illustrates a cross section of a reflective display matrix 610 in
10 accordance with one embodiment of the present invention. In this embodiment, a reflective thin film transistor layer 620 is used. Layer 620 maps to region 314 and may control m rows and n columns of pixels. Region 640 and region 630 correspond to the dummy pixel border 312 and therefore do not contain any transistors thereby always allowing light to pass there through. An optional
15 frontlight layer 650 can be used and a front polarizer 510 is shown along with a rear polarizer 560. The color filter pattern 520 is a matrix of $(m+2x)$ by $(n+2x)$ pixels.

Figure 12 illustrates a resultant display in accordance with the present
20 invention using a pixel border of width = 2. The pixels 380 of the edge displayed character, "A," are dark and the background pixels are white in this case, e.g., one exemplary form of a reverse video display format. The edge region 28 of the display panel is dark, e.g., the same or similar color as the pixels 380 of the character. In this exemplary case, the border pixels 312 of the present invention
25 are also white. The total number of pixels in the display 310 are $(m+2x)$ by

(n+2x). By providing a white border region 312, the contrast along the left edge of the character, "A," is much improved thereby improving viewability of the character. This advantageous result is achieved without any requirement of changing the operating system of the computer because the standard (m x n)

5 pixel region 314 of the display remains unchanged. Furthermore, because the border pixels (dummy pixels) of region 312 are not driven by driver circuitry, standard (m x n) driver circuits and software can be used with the present invention.

10 CONTROLLABLE PIXEL BORDER EMBODIMENT

In addition to the dummy pixel embodiment, described above, embodiments of the present invention include a pixel border region having active elements that can be controlled by the computer system thereby giving rise to a "controllable" pixel border. The active elements can be controlled to display a 15 particular display attribute, e.g., color and intensity, that may be found within a border attribute register maintained, for instance, by the operating system.

Although the pixel border is controllable, it nevertheless remains backward compatible with conventional display processes and formats.

20 Figure 13 illustrates the left portion of the pixel architecture of the controllable pixel border region 312a in accordance with this embodiment of the present invention. In this embodiment, the individual sub-pixels of the border region 312a each contain an active element, e.g., a transistor, and are therefore analogous of the sub-pixels of the frame buffer region 314. As shown, the pixel 25 border region 312a is x pixels wide (e.g., 2 pixels) and surrounds the (m x n) pixel

frame buffer region 314. Because the pixels of the border region 312a contain active elements, they are connected to, and are controlled by, the display driver circuitry (Figure 15), as discussed further below.

5 Figure 14 illustrates some of the display registers that the operating system can program in order to place the display 105 into particular display formats including the pixel border region. The background attribute register 412, is controlled by an operating system set command 422, and controls the color and intensity of the background pixels. The foreground attribute register 414, is

10 controlled by an operating system set command 424, and controls the color and intensity of the foreground pixels, e.g., the pixels that make up the displayed characters. It is appreciated that foreground register 414 and background register 412 can apply to various display elements that are under operating system control with respect to display attributes. For instance, the display of text

15 or the display of the menu bar elements may have its own respective pair of registers to control background and foreground. Therefore, registers 414 and 412 are exemplary of these possible choices. The border attribute register 416, is controlled by an operating system set command 426, and controls the color and intensity of the pixels of the border region 312a in accordance with the present

20 invention.

Application programs can invoke the set commands 422-426 to alter the display format in any of a number of different ways. In one embodiment, if the border attribute register 416 is not set by an application program, then the

25 operating system 410 will set, by default, the border attribute register 416 to be

equal to the background attribute register 412. This makes for a uniform display attribute across the display screen, e.g., blending the border, while giving good contrast to any edge displayed characters of the foreground display attribute. It is appreciated that while various images can be rendered in the frame buffer region

5 314, the border region 312a can only be programmed to have a single display attribute at a time, and that single display attribute is applied across all pixels of the border region 312a. However, the single display attribute changes each time a new value is loaded into the border attribute register 416.

10 Figure 15 illustrates a logical diagram of the components of the novel display unit 105a in accordance with the controllable pixel border embodiment of the present invention. Frame buffer memory 320 contains a bitmapped image for display. This frame buffer is read, periodically, by a display controller 322a. The display controller 322a may contain an integrated timing generator 324a. Display 15 controller 322a is either coupled directly to a display driver 326a (e.g., having an internal timing generator) or to an external timing generator 324a. Controller 322a generates certain well known timing signals, such as vertical and horizontal synchronization signals, as well as clocking signals; all required to properly propagate image data into the display drivers 326a. The timing generator 324a is 20 sometimes needed to convert the signals from the controller according to the requirements of the drivers. In addition, the timing generator 324a also generates special signals for placing the data associated with the border region into otherwise invalid vertical and horizontal timing windows for rendering the pixel border.

In this embodiment of the present invention, the timing generator 324a generates the signals required for controlling the pixels of the border region 312a. For this reason, the timing generator 324a is coupled to receive the 5 attribute information of the border attribute register 416. In one embodiment, the attribute information includes color and intensity information. The display drivers 326a are coupled to active transistors within the frame buffer region 314 and the border region 312a of the display matrix 310a. Assuming a frame buffer region of $(m \times n)$ pixels and a border width of x , the pixels of the display matrix 310a are 10 $(m+2x \times n+2x)$. As such, the display drivers 326a are capable of driving $(m+2x \times n+2x)$ numbers of pixels. The display matrix 310a generates images by the modulation of light by discrete pixel elements. The display matrix 310a can be of liquid crystal display (LCD) technology but could also be of any active display technology, such as field emission display (FED) technology or other flat panel 15 display technologies. All the pixels of the display matrix 310a are coupled to display drivers 326a.

Figure 16 illustrates a breakdown of the regions of the display matrix 310a in more detail in accordance with this embodiment of the present invention. The 20 display matrix 310a contains the frame buffer region 314 which is surrounded by the pixel border. The pixel border is shown having four regions, a top region 450, a bottom region 460, a left region 465 and a right region 455. The top region 450 contains x lines of pixels. The bottom region 460 contains x lines of pixels. The left and right regions 465 and 455, each contain x columns of pixels. The frame 25 buffer region 314 is also called the midline region and contains m column and n

rows of pixels. In accordance with the present invention, while the frame buffer memory 320 of the computer system controls the display of data within region 314, the timing generator 324a, through timing and data signals, controls the display of the border display attribute within the four border regions 450-465.

5

Figure 17A, Figure 17B and Figure 18 illustrate timing diagrams of these timing and data signals. For a given frame, the signals are generated in time by Figure 17A first, followed by a number of Figure 18 signals then followed by Figure 17B to complete the frame. As described in more detail below, the present 10 invention takes advantage of certain invalid vertical and horizontal timing windows that are present in conventional video signal formats in order to drive the pixels of the border region. Within these invalid vertical and horizontal timing windows, no frame buffer data is sent. By sending border data during these 15 timing windows, the present invention is able to render the border pixels without interfering with the conventional rendering processes reserved for the frame buffer region.

Figure 17A represents the start of the frame. Figure 17A illustrates timing diagrams of signals generated by the timing generator 324a (or by the controller 20 322a if combined with the timing generator 324a) for rendering the top x lines of the border region 450. In order to provide an illustration, x is assumed to be two in Figure 17A, but generally could be assigned to any value. Signal 510 is the vertical synchronization pulse and indicates the start of a new video frame. Signal 520 represents the horizontal synchronization signals and each pulse 25 represents the time at which a new line of the frame may commence rendering.

The enable signal line 530 indicates when valid frame data for the frame buffer region 314 commences. Before pulse 530a, the data signal 540 carries invalid data for the frame buffer region 314 as shown by sections 540a and 540b. The vertical, horizontal and enable signal lines 510-530 as described above are well known, conventional timing signals found in many commercial display devices.

The present invention commences sending information for the top border region 450 within a timing window that starts x number of horizontal pulses 520 in advance of the enable pulse 530. In this case x=2. This is shown in data signal section 540b. In section 540b, the data for the top lines of the border region is sent to the display drivers thereby forming the two top lines of the display matrix 310a. It is appreciated that this timing window 540b is otherwise an invalid vertical timing window with respect to the frame buffer region 314. Upon the enable pulse 530a, valid data for the first line of the frame buffer region 314 (e.g., the "mid lines") then commences, as shown by data section 540c. This window 540c represents the data for line 1 which is actually the (x+1)th line of display 310a. Lines 2-n follow. As described in more detail below with respect to Figure 18, timing window 540c also includes certain invalid horizontal timing windows in which the present invention places the data for the right 455 and left 465 border regions.

Figure 17B represents the end of the frame. Figure 17B illustrates timing diagrams of signals generated by the controller 322a (or by the timing generator 324a if separate from the controller 322a) for rendering the bottom x lines (e.g., two lines) of the border region 460. The vertical, horizontal and enable signal

lines 510-530 are described above. Data section 540d represents the data for the last line, n, of the frame buffer region 314. This is actually the (x+n)th line of display 310a. In accordance with the present invention, border data is driven for the bottom region 460 within a timing window 540e that completes x number of

5 horizontal pulses 520 after the end of the nth line 540d. Another invalid window 540f follows and continues until the next frame starts (e.g., 40-60 Hz). It is appreciated that both timing windows 540e and 540f are invalid vertical timing windows with respect to the frame buffer region 314. Although not shown in

10 Figure 17B, an enable line can control the start of the invalid timing windows 540e and 540f.

Figure 18 illustrates timing diagrams of signals generated by the controller 322a (or by the timing generator 324a if separate from the controller 322a) for rendering the left 465 and right 455 x lines (e.g, two lines) of the border region.

15 Figure 18 represents the timing for all rows that are not part of the top and bottom border regions. Not only can invalid timing windows exist at the start and end of each frame, e.g., invalid vertical timing windows, but invalid horizontal timing windows can also exist at the start and end of a horizontal line. Figure 18 illustrates invalid horizontal timing windows 540g-540h and 540j-540k. The

20 horizontal pulses 520 represent the start of a new line. The clock pulses 560 represent the shifting of individual pixel data into the active horizontal video line. At the start of a new line, an enable signal 570 is held low thereby creating an invalid horizontal timing window, e.g., data sections 540g and 540h. Upon pulse 570, data for the active horizontal line, e.g., line i, is shifted into the display 310a

25 and corresponds to the frame buffer region 314 for line i.

In accordance with the present invention, data for the left border region 455 is shifted into the display 310a within an invalid timing window 540h that commences x, e.g., 2, clock cycles 560 before the enable pulse 570. Therefore,

5 the left border region 455 (for line i) is displayed x clock cycles before the start of valid row data. The left border region 455 (for line i) is displayed within an invalid horizontal timing window 540h. The frame buffer portion for line i is represented by data section 540i which commences with pixel 1 and continues through pixel m. In accordance with the present invention, the right border portion 455 for line i

10 commences within an invalid horizontal timing window 540j that ends x number of clock cycles 560 after the end of the valid data window 540i. After that, another invalid horizontal timing window 540k commences and runs until the start of the next horizontal line. It is appreciated that the timing signals represented in Figure 18 are repeated for each horizontal line (1 to n) of display 310a that runs through

15 the frame buffer region 314.

Therefore, in accordance with the present invention, invalid horizontal and vertical timing windows (with respect to the frame buffer region 314) are used to drive the controllable border pixels with a display attribute of the border attribute register. By so doing, the present invention provides a controllable pixel border region that does not interfere with conventional frame buffer rendering thereby providing a fully backward compatible display 310a that also offers increased contrast for edge located characters for applications that program the border attribute register.

The preferred embodiment of the present invention, a display matrix having a controllable pixel border of active pixels for providing contrast improvement for increased viewability of edge-displayed characters, is thus described. While the present invention has been described in particular embodiments, it should be appreciated that the present invention should not be construed as limited by such embodiments, but rather construed according to the below claims.

CLAIMS

What is claimed is:

5 1. A display unit comprising:

 a display panel comprising a pixel matrix comprising: an (m x n) pixel
 frame buffer region; and an x pixel border region, wherein said border region
 surrounds said frame buffer region;

 a frame buffer memory for containing image data for generating an image
10 within said frame buffer region;

 a border attribute register for containing a display attribute for said border
 region; and

 a display controller coupled to said frame buffer memory, coupled to
receive said display attribute from said border attribute register, and coupled to
15 control said display panel, said display controller for generating a first set of
 signals for rendering said image within said frame buffer region and for
 generating a second set of signals for displaying said display attribute within
 said border region.

20 2. A display unit as described in Claim 1 wherein said second set of
 signals are generated within invalid timing windows with respect to said frame
 buffer region.

25 3. A display unit as described in Claim 1 wherein a first portion of
 said second set of signals are generated in an invalid horizontal timing window

that commences x clock cycles before valid data for said frame buffer region commences and wherein a second portion of said second set of signals are generated in an invalid horizontal timing window that ends x clock cycles after valid data for said frame buffer region completes.

5

4. A display unit as described in Claim 3 wherein a third portion of said second set of signals are generated in an invalid vertical timing window that commences x horizontal pulses before a first valid horizontal line commences of a frame and wherein a forth portion of said second set of signals 10 are generated in an invalid vertical timing window that ends x horizontal pulses after the end of the last valid horizontal line of said frame.

5. A display unit as described in Claim 1 wherein said display attribute of said border region comprises a color attribute and an intensity 15 attribute.

6. A display unit as described in Claim 1 wherein said display panel is a thin film transistor liquid crystal display panel.

20 7. A display unit as described in Claim 1 wherein x=2.

8. A display unit as described in Claim 1 wherein said frame buffer region comprises 160 rows and 160 columns of pixels.

9. A display unit as described in Claim 1 further comprising a background display attribute register and wherein, by default, said border attribute register is equal to said background attribute register.

5 10. A display unit comprising:

a display panel comprising a pixel matrix comprising: an (m x n) pixel frame buffer region; and an x pixel border region, wherein said border region surrounds said frame buffer region and contains top, bottom, right and left border regions;

10 a frame buffer memory for containing image data for generating an image within said frame buffer region;

a border attribute register for containing a display attribute for said border region; and

15 a display controller coupled to said frame buffer memory, coupled to receive said display attribute of said border attribute register, and coupled to control said display panel, said display controller for generating a first set of signals for rendering said image within said frame buffer region wherein said first set of signals comprises vertical and horizontal invalid timing windows and wherein said display controller is also for generating a second set of signals for 20 displaying said display attribute within said border region.

11. A display unit as described in Claim 10 wherein said second set of signals are generated within said vertical and horizontal invalid timing windows.

12. A display unit as described in Claim 10 wherein said top and bottom border regions are rendered during said vertical invalid timing windows and wherein said right and left border regions are rendered during said horizontal invalid timing windows.

5

13. A display unit as described in Claim 10 wherein said display attribute comprises a color attribute and an intensity attribute.

14. A display unit as described in Claim 10 wherein said display panel
10 is a thin film transistor liquid crystal display panel.

15. A display unit as described in Claim 10 wherein $x=2$.

16. A display unit as described in Claim 10 wherein said frame buffer
15 region comprises 160 rows and 160 columns of pixels.

17. A display unit as described in Claim 10 further comprising a background display attribute register and wherein, by default, said border attribute register is equal to said background attribute register.

20

18. A portable electronic device comprising:
a processor coupled to a bus;
a memory unit coupled to said bus;
a user input device coupled to said bus; and

a display unit coupled to said bus and comprising:

 a display panel comprising a pixel matrix comprising: an (m x n) pixel frame buffer region; and an x pixel border region, wherein said border region surrounds said frame buffer region;

5 a frame buffer memory for containing image data for generating an image within said frame buffer region;

 a border attribute register for containing a display attribute for said border region; and

10 a display controller coupled to said frame buffer memory, coupled to receive said display attribute from said border attribute register, and coupled to control said display panel, said display controller for generating a first set of signals for rendering said image within said frame buffer region and for generating a second set of signals for displaying said display attribute within said border region.

15

19. A portable electronic device as described in Claim 18 wherein said second set of signals are generated within video timing windows that contain invalid data with respect to said frame buffer region.

20

20. A portable electronic device as described in Claim 18 wherein a first portion of said second set of signals are generated x clock cycles before valid data for said frame buffer region commences and wherein a second portion of said second set of signals are generated x clock cycles after valid data for said frame buffer region completes.

21. A portable electronic device as described in Claim 18 wherein
said display attribute comprises a color attribute and an intensity attribute.

5 22. A portable electronic device as described in Claim 18 wherein
said display panel is a thin film transistor liquid crystal display panel.

23. A portable electronic device as described in Claim 18 further
comprising a background display attribute register and wherein, by default, said
10 border attribute register is equal to said background attribute register.

CONTROLLABLE PIXEL BORDER
FOR IMPROVED VIEWABILITY
OF A DISPLAY DEVICE

ABSTRACT OF THE INVENTION

5 A display device having a display matrix (m+2x by n+2x) including an active, e.g., controllable, pixel border located around the edge locations of a frame buffer matrix for improved character viewability. The border can be several pixels wide, e.g., 1<x<5. In one embodiment, the border is two pixels wide and surrounds a liquid crystal display (LCD) matrix area having (m x n) pixels that are controlled by a frame 10 buffer memory. In one embodiment, the pixels of the border are active pixels and each contain a red, a green and a blue subpixel. The pixel border is useful for increasing viewability, e.g., contrast, of characters that are displayed along the edge of the LCD matrix area in a frame buffer region. The invention includes a border attribute register for containing a color attribute and a brightness attribute, in one 15 embodiment. The border attribute register can be set by an operating system command and can be read by a timing generator which generates the appropriate signals for controlling the border pixels. These signals are generated during special periods which otherwise carry invalid data with respect to the frame buffer matrix. In this way, the invention is backward compatible with application programs that use 20 only the frame buffer memory region. Therefore, the active pixel border is advantageous in that it can be used with conventional character generation and display processes and formats. In one embodiment, the novel display can be used within a portable computer system or other portable electronic device.




FIG. 1A




FIG. 1B

FIG. 2A





FIG. 2B

FIG. 2C



100





FIG. 3

FIG. 4



100




FIG. 5

50




FIG. 6A




FIG. 6B

100




FIG. 7

105




FIG. 8




FIG. 9A





FIG. 9B

FIG. 10



310




FIG. 11A

610




FIG. 11B





FIG 12

FIG. 13






FIG. 14

105a




FIG. 15

310a




FIG. 16




FIG. 17A




FIG. 17B




FIG. 18

Declaration and Power of Attorney for a Patent Application

Declaration

As below named inventor, I hereby declare that my residence post office address, and citizenship are as stated below my name. Further, I hereby declare that I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

CONTROLLABLE PIXEL BORDER FOR IMPROVED VIEWABILITY OF A DISPLAY DEVICE

the specification of which:

is attached hereto, or
..... was filed on as application serial no. : and
..... was amended on

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; and

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

Foreign Priority Claim

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Number	Country	Date Filed	Priority Claimed
.....	yes no
.....	yes no

U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 and 199(e) of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Title	Filing Date	Status (patented/pending/abandoned)
PIXEL BORDER FOR IMPROVED VIEWABILITY OF A DISPLAY DEVICE	11/08/00	PENDING
.....
.....

Power of Attorney

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent Trademark Office connected therewith.

James P. Hao	Registration No.: 36,398
Anthony C. Murabito	Registration No.: 35,295
John P. Wagner	Registration No.: 35,398
Glenn D. Barnes	Registration No.: 42,293
Rick G. Brewster	Registration No.: 35,077
Thomas M. Catale	Registration No.: 46,434
Jose S. Garcia	Registration No.: 43,628
Kenneth N. Glass	Registration No.: 42,587
Lin C. Hsu	Registration No.: 46,315
Patrick W. Ma	Registration No.: 44,215
Ronald M. Pomerenke	Registration No.: 43,009
John F. Ryan	Registration No.: 47,050
William A. Zarbis	Registration No.: 46,120
Matthew J. Blecher	Registration No.: 46,558
Lawrence R. Goerke	Registration No.: 45,927

Send Correspondence to:

WAGNER, MURABITO & HAO LLP
Two North Market Street
Third Floor
San Jose, California 95113
(408) 938-9060

Signatures

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor: **Shawn Gettemy**

Inventor's Signature *Mark D. Doty* Date *11/16/2008*
Residence San Jose, CA Citizenship USA
(City) (State)
P.O. Address 901 Del Avion Lane, San Jose, CA 95138

Full Name of Second/Joint Inventor: **Francis James Canova, Jr.**

Inventor's Signature Date
Residence Fremont, CA Citizenship USA
(City State)
P.O. Address 3337 Morningview Terrace, Fremont, CA 94539

Full Name of Third/Joint Inventor: Roger Flores

Inventor's Signature Date
Residence Redwood City, CA Citizenship USA
(City State)
P.O. Address 215 Upland Road, Redwood City, CA 94062

Declaration and Power of Attorney for a Patent Application

Declaration

As below named inventor, I hereby declare that my residence post office address, and citizenship are as stated below my name. Further, I hereby declare that I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

CONTROLLABLE PIXEL BORDER FOR IMPROVED VIEWABILITY OF A DISPLAY DEVICE

the specification of which:

is attached hereto, or
..... was filed on as application serial no. : and
..... was amended on

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; and

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

Foreign Priority Claim

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Number	Country	Date Filed	Priority Claimed
..... yes no
..... yes no

U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 and 199(e) of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Title	Filing Date	Status (patented/pending/abandoned)
PIXEL BORDER FOR IMPROVED VIEWABILITY OF A DISPLAY DEVICE	11/08/00	PENDING
.....
.....

Power of Attorney

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent Trademark Office connected therewith.

James P. Hao	Registration No.: 36,398
Anthony C. Murabito	Registration No.: 35,295
John P. Wagner	Registration No.: 35,398
Glenn D. Barnes	Registration No.: 42,293
Rick G. Brewster	Registration No.: 35,077
Thomas M. Catale	Registration No.: 46,434
Jose S. Garcia	Registration No.: 43,628
Kenneth N. Glass	Registration No.: 42,587
Lin C. Hsu	Registration No.: 46,315
Patrick W. Ma	Registration No.: 44,215
Ronald M. Pomerenke	Registration No.: 43,009
John F. Ryan	Registration No.: 47,050
William A. Zarbis	Registration No.: 46,120
Matthew J. Blecher	Registration No.: 46,558
Lawrence R. Goerke	Registration No.: 45,927

Send Correspondence to:

WAGNER, MURABITO & HAO LLP
 Two North Market Street
 Third Floor
 San Jose, California 95113
 (408) 938-9060

Signatures


I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor: Shawn Gettemy

Inventor's Signature

Residence	San Jose, CA	Citizenship	USA
(City)	(State)		
P.O. Address	901 Del Avion Lane, San Jose, CA 95138		

Full Name of Second/Joint Inventor: Francis James Canova, Jr.

Inventor's Signature 

Residence	Fremont, CA	Citizenship	USA
(City)	(State)		
P.O. Address	3337 Morningview Terrace, Fremont, CA 94539		

Full Name of Third/Joint Inventor: Roger Flores

Inventor's Signature _____ Date _____

Residence Redwood City, CA Citizenship USA
(City State)

P.O. Address 215 Upland Road, Redwood City, CA 94062

Declaration and Power of Attorney for a Patent Application

Declaration

As below named inventor, I hereby declare that my residence post office address, and citizenship are as stated below my name. Further, I hereby declare that I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

CONTROLLABLE PIXEL BORDER FOR IMPROVED VIEWABILITY OF A DISPLAY DEVICE

the specification of which:

is attached hereto, or
..... was filed on as application serial no. : and
..... was amended on

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; and

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, Section 1.56(a).

Foreign Priority Claim

I hereby claim foreign priority benefits under Title 35, United States Code Section 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Number	Country	Date Filed	Priority Claimed
.....	yes no
.....	yes no

U.S. Priority Claim

I hereby claim the benefit under Title 35, United States Code, Section 120 and 199(e) of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, Section 1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

Title	Filing Date	Status (patented/pending/abandoned)
PIXEL BORDER FOR IMPROVED VIEWABILITY OF A DISPLAY DEVICE	11/08/00	PENDING
.....
.....

Power of Attorney

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent Trademark Office connected therewith.

James P. Hao	Registration No.: 36,398
Anthony C. Murabito	Registration No.: 35,295
John P. Wagner	Registration No.: 35,398
Glenn D. Barnes	Registration No.: 42,293
Rick G. Brewster	Registration No.: 35,077
Thomas M. Catale	Registration No.: 46,434
Jose S. Garcia	Registration No.: 43,628
Kenneth N. Glass	Registration No.: 42,587
Lin C. Hsu	Registration No.: 46,315
Patrick W. Ma	Registration No.: 44,215
Ronald M. Pomerenke	Registration No.: 43,009
John F. Ryan	Registration No.: 47,050
William A. Zarbis	Registration No.: 46,120
Matthew J. Blecher	Registration No.: 46,558
Lawrence R. Goerke	Registration No.: 45,927

Send Correspondence to:

WAGNER, MURABITO & HAO LLP
 Two North Market Street
 Third Floor
 San Jose, California 95113
 (408) 938-9060

Signatures

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor: Shawn Gettemy

Inventor's Signature	Date
Residence San Jose, CA _(City State)	Citizenship USA
P.O. Address 901 Del Avion Lane, San Jose, CA 95138	

Full Name of Second/Joint Inventor: Francis James Canova, Jr.

Inventor's Signature	Date
Residence Fremont, CA _(City State)	Citizenship USA
P.O. Address 3337 Morningview Terrace, Fremont, CA 94539	

Full Name of Third/Joint Inventor: Roger Flores

Inventor's Signature Roger Flores Date 11/16/00
Residence Redwood City, CA Citizenship USA
(City) (State)
P.O. Address 215 Upland Road, Redwood City, CA 94062